back to S1S home

Sunday, January 8, 2017

#360 "Vertical" is it.

Did you take note of the term “vertical” being recently a buzz word in semiconductors related discussions? After decades of dealing with  needed to keep  improving device/circuit performance downsizing of “horizontal” (or “lateral” if you want, or “planar” as some would say) geometries of integrated devices, we are getting serious about going vertical. Vertical transistor, vertical channel, vertical interconnect, vertical 3D integration are just few examples of this well-defined trend.


All this as a way to work around obvious constraints involving continued scaling down of horizontal dimensions. More importantly, however, as a way to keep on improving device/circuit performance without having to cope with technically challenging and very expensive issues involved in scaling lateral geometries to the single digit nanometers.

Posted by Jerzy Ruzyllo at 07:47 PM | Semiconductors | Link is the personal blog of Jerzy Ruzyllo. With over 35 years of experience in academic research and teaching in the area of semiconductor engineering (currently holding position of a Distinguished Professor of Electrical Engineering and Professor of Materials Science and Engineering at Penn State University), he has a unique perspective on the developments in this progress driving technical domain and enjoys blogging about it.

With over 2000 terms defined and explained, Semiconductor Glossary is the most complete reference in the field of semiconductors on the market today.

‹‹ November 2017 ››
W Mo Tu We Th Fr Sa Su
44 1 2 3 4 5
45 6 7 8 9 10 11 12
46 13 14 15 16 17 18 19
47 20 21 22 23 24 25 26
48 27 28 29 30      

Copyright © 2017 J. Ruzyllo. All rights reserved.