back to S1S home

Sunday, May 11, 2014

#288 VeSFET: an alternative transistor architecture

Already on few earlier accassions I was bringing to your attention an innovative transistor architecture representing an alternative approach to next generation ultra-low power logic and known as Vertical Slit Fieled Effect Transistor or VeSFET. Here is a comprehensive document explaining the concept of VeSFET as a building block of logic circuitry.

Posted by Jerzy Ruzyllo at 01:20 PM | Semiconductors | Link



Semi1source.com/blog is the personal blog of Jerzy Ruzyllo. With over 35 years of experience in academic research and teaching in the area of semiconductor engineering (currently holding position of a Distinguished Professor of Electrical Engineering and Professor of Materials Science and Engineering at Penn State University), he has a unique perspective on the developments in this progress driving technical domain and enjoys blogging about it.



With over 2000 terms defined and explained, Semiconductor Glossary is the most complete reference in the field of semiconductors on the market today.






‹‹ May 2018 ››
W Mo Tu We Th Fr Sa Su
18 1 2 3 4 5 6
19 7 8 9 10 11 12 13
20 14 15 16 17 18 19 20
21 21 22 23 24 25 26 27
22 28 29 30 31      


Copyright © 2018 J. Ruzyllo. All rights reserved.